Variation Tolerant On-Chip Interconnects | EKB DL

Home BookVariation Tolerant On-Chip Interconnects

Variation Tolerant On-Chip Interconnects

Variation Tolerant On-Chip Interconnects

Description

This book presents design techniques, analysis and implementation of high performance and power efficient, variation tolerant on-chip interconnects. Given the design paradigm shift to multi-core, interconnect-centric designs and the increase in sources of variability and their impact in sub-100nm technologies, this book will be an invaluable reference for anyone concerned with the design of next generation, high-performance electronics systems.

Keywords

Technology & EngineeringElectronicsCircuitsNanotechnology & MEMSElectricalManufacturing

2011Book

Author(s)Ethiopia Enideg Nigussie

PublisherSpringer New York

ISBN9781461401308

LanguageEnglish

SpringerLink Book

Similar Books

Low-Power Variation-Tolerant Design in Nanometer Silicon

Low-Power Variation-Tolerant Design in Nanometer Silicon

Low Power Interconnect Design

Low Power Interconnect Design

Multi-Net Optimization of VLSI Interconnect

Multi-Net Optimization of VLSI Interconnect

Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs

Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs

Compact Models and Performance Investigations for Subthreshold Interconnects

Compact Models and Performance Investigations for Subthreshold Interconnects

Low Power Networks-on-Chip

Low Power Networks-on-Chip

On-Chip Inductance in High Speed Integrated Circuits

On-Chip Inductance in High Speed Integrated Circuits

Timing Performance of Nanometer Digital Circuits Under Process Variations

Timing Performance of Nanometer Digital Circuits Under Process Variations

Variation-Aware Design of Custom Integrated Circuits: A Hands-on Field Guide

Variation-Aware Design of Custom Integrated Circuits: A Hands-on Field Guide

High Performance Multi-Channel High-Speed I/O Circuits

High Performance Multi-Channel High-Speed I/O Circuits