High-Bandwidth Memory Interface | EKB DL

Home BookHigh-Bandwidth Memory Interface

High-Bandwidth Memory Interface

High-Bandwidth Memory Interface

Description

This book provides an overview of recent advances in memory interface design at both the architecture and circuit levels. Coverage includes signal integrity and testing, TSV interface, high-speed serial interface including equalization, ODT, pre-emphasis, wide I/O interface including crosstalk, skew cancellation, and clock generation and distribution. Trends for further bandwidth enhancement are also covered.

Keywords

Technology & EngineeringElectronicsCircuitsElectrical

2013Book

Author(s)Chulwoo Kim, Hyun-Woo Lee, Junyoung Song

PublisherSpringer International Publishing

ISBN9783319023809

LanguageEnglish

SpringerLink Book

Similar Books

High Performance Multi-Channel High-Speed I/O Circuits

High Performance Multi-Channel High-Speed I/O Circuits

Embedded Memory Design for Multi-Core and Systems on Chip

Embedded Memory Design for Multi-Core and Systems on Chip

Variation Tolerant On-Chip Interconnects

Variation Tolerant On-Chip Interconnects

Emerging Memory Technologies Design, Architecture, and Applications

Emerging Memory Technologies Design, Architecture, and Applications

High Performance Clock Distribution Networks

High Performance Clock Distribution Networks

Error Control for Network-on-Chip Links

Error Control for Network-on-Chip Links

High-Speed Clock Network Design

High-Speed Clock Network Design

Low Power and Reliable SRAM Memory Cell and Array Design

Low Power and Reliable SRAM Memory Cell and Array Design

Ultra High-Speed CMOS Circuits Beyond 100 GHz

Ultra High-Speed CMOS Circuits Beyond 100 GHz

Circuit and Interconnect Design for RF and High Bit-rate Applications

Circuit and Interconnect Design for RF and High Bit-rate Applications