Low Power Networks-on-Chip | EKB DL

Home BookLow Power Networks-on-Chip

Low Power Networks-on-Chip

Low Power Networks-on-Chip

Description

In recent years, both Networks-on-Chip, as an architectural solution for high-speed interconnect, and power consumption, as a key design constraint, have continued to gain interest in the design and research communities. This book offers a single-source reference to some of the most important design techniques proposed in the context of low-power design for networks-on-chip architectures.

Keywords

Technology & EngineeringElectronicsCircuitsComputersCAD-CAMElectrical

2010Book

Author(s)Cristina Silvano

PublisherSpringer US

ISBN9781441969101

LanguageEnglish

Similar Books

Routing Algorithms in Networks-on-Chip

Routing Algorithms in Networks-on-Chip

Designing 2D and 3D Network-on-Chip Architectures

Designing 2D and 3D Network-on-Chip Architectures

Networks on Chip

Networks on Chip

Reconfigurable Networks-on-Chip

Reconfigurable Networks-on-Chip

Low Power Design with High-Level Power Estimation and Power-Aware Synthesis

Low Power Design with High-Level Power Estimation and Power-Aware Synthesis

3D Integration for NoC-based SoC Architectures

3D Integration for NoC-based SoC Architectures

Source-Synchronous Networks-On-Chip Circuit and Architectural Interconnect Modeling

Source-Synchronous Networks-On-Chip Circuit and Architectural Interconnect Modeling

Error Control for Network-on-Chip Links

Error Control for Network-on-Chip Links

Low Power Interconnect Design

Low Power Interconnect Design

Photonic Network-on-Chip Design

Photonic Network-on-Chip Design